
148
XMEGA A [MANUAL]
8077I–AVR–11/2012
13.15.2 OUT – Data Output Value register
Bit 7:0 – OUT[7:0]: Data Output value
This register sets the data output value for the individual pins in the port mapped by VPCTRLA, virtual port-map control
register A or VPCTRLB, virtual port-map control register B. When a port is mapped as virtual, accessing this register is
identical to accessing the actual OUT register for the port.
13.15.3 IN – Data Input Value register
Bit 7:0 – IN[7:0]: Data Input value
This register shows the value present on the pins if the digital input buffer is enabled. The configuration of VPCTRLA,
virtual port-map control register A or VPCTRLB, virtual port-map control register A, decides the value in the register.
When a port is mapped as virtual, accessing this register is identical to accessing the actual IN register for the port.
13.15.4 INTFLAGS – Interrupt Flag register
Bit 7:2 – Reserved
These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero
when this register is written.
Bit 1:0 – INTnIF: Interrupt n Flag
The INTnIF flag is set when a pin change/state matches the pin's input sense configuration, and the pin is set as source
for port interrupt n. Writing a one to this flag's bit location will clear the flag. For enabling and executing the interrupt, refer
to the interrupt level description. The configuration of VPCTRLA, virtual port-map control register A, or VPCTRLB, Virtual
Port-map Control Register B,, decides which flags are mapped. When a port is mapped as virtual, accessing this register
is identical to accessing the actual INTFLAGS register for the port.
Bit
76543210
+0x01
OUT[7:0]
Read/Write
R/W
Initial Value
00000000
Bit
7
6
5
432
10
+0x02
IN[7:0]
Read/Write
R/W
Initial Value
0
Bit
7
6
5
4
3
2
1
0
+0x03
–
INT1IF
INT0IF
Read/Write
R
R/W
Initial Value
0